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ABSTRACT
The Shared Memory System (SMS) for Fresh Breeze, a multiprocessor chip guided by modular
programming principles, provides a global space from which all the fresh breeze processors
access chunks of memory. The SMS supports the operations of: obtaining unique identifiers for
new chunks; storing a chunk; accessing a chunk using its unique identifier; and incrementing or
decrementing the reference count of a chunk. The SMS utilizes two levels of storage, a main
storage component and many smaller clusters which connect to the Fresh Breeze processing
chips. In this way the system attempts to achieve good performance at a low cost while
remaining scalable to support many Fresh Breeze chips.
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1 Introduction to Fresh Breeze
The subject of this thesis is the design and analysis of the shared memory system used for
the Fresh Breeze Multiprocessor system. The purpose of this section is to acquaint the reader
with the basic structure of Fresh Breeze, so as to provide some perspective for the role of shared
memory in the system.
1.1 Objective and Philosophy of Fresh Breeze
The Fresh Breeze Project concerns the architecture and design of a multiprocessor chip that
can achieve superior performance while honoring important modular programming principles
(1). In a 1998 paper (2) Professor Jack Dennis argued that six important principles for supporting
modularity in software construction are often violated in architectures proposed for
multiprocessor computer systems. The six principles are:
* Information Hiding Principle
* Invariant Behavior Principle
* Data Generality Principle
* Secure Arguments Principle
* Recursive Construction Principle
* System Resource Management Principle
To honor these and other important programming principles, the Fresh Breeze multiprocessor
chip (1) incorporates three ideas that are significant departures from conventional thinking about
multiprocessor architecture:
Simultaneous multithreading. Simultaneous multithreading has been shown to have
performance advantages relative to contemporary superscalar designs. This advantage can be
exploited through use of a programming model that exposes parallelism in the form of multiple
threads of computation. Exploiting multiple threads also creates a tolerance for read latency
which is desirable since the global address space creates virtual addressing challenges.
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Global shared address space. The value of a shared address space is widely appreciated.
Through the use of 64-bit pointers, the conventional distinction between "memory" and the file
system can be abolished. This will provide a superior execution environment in support of
program modularity and software reuse.
No memory update; cycle-free heap. Data items are created, used, and released, but never
modified once created. The allocation, release, and garbage collection of fixed-size chunks of
memory will be implemented by efficient hardware mechanisms. A major benefit of this choice
is that the multiprocessor cache coherence problem vanishes: any object retrieved from the
memory system is immutable. In addition, it is easy to prevent the formation of pointer cycles,
simplifying the design of memory management support.
1.2 Outline of the Fresh Breeze Architecture
A Fresh Breeze System consists of several Fresh Breeze Processing chips and a shared
memory system (SMS). There is also provision for interprocessor communication and message
exchange with input-output facilities. Each processing chip includes eight multithread processors
and memory to hold fresh and active data and programs.
The Fresh Breeze Processing Chip, shown in Figure 2, includes sixteen multithread
processors (MTPs) (only four are shown) and additional units that hold on-chip copies of
instructions and data. The MTPs communicate with eight Instruction Access Units (IAU) for
access to memory chunks containing instructions, and with eight Data Access Units (DAU) for
access to memory chunks containing data. Both kinds of access units have many slots that can
each hold one chunk of program or data. The location of an access unit slot is the combination of
the unit number and the slot index within the unit.
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Figure 1 - Diagram of a Fresh Breeze processor
Certain registers of an MTP can hold pointers used to access data and program chunks.
These registers also have an extra field that contains the slot location of the chunk once access to
it has been effected and the chunk is present in one of the access units. The Instruction
Association Unit (IAU) and the Data Association Unit (DAU) are augmented associative
memories that map 64-bit unique references to chip locations when a chunk is retrieved from the
SMS by means of its reference identifier. The two association units are related to the TLB
(translation lookaside buffer) of a conventional processor, but the contents of a TLB is valid only
for the currently executing process, whereas the association units of the Fresh Breeze Processor
Chip hold globally valid references and never need to be flushed. The association units also
maintain chunk usage data so the "least recently used" criterion may be used to select chunks for
purging to the SMS when on-chip space is needed for more active programs or data.
The MTPs are scalar processors that embody a modified principle of simultaneous
multithreading. In brief, each MTP supports simultaneous execution of up to four independent
activities. Each activity presents integer and floating point instructions in a way that allows
exploitation of a limited amount of instruction-level parallelism within the activity. Each activity
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has a private register set for integer, floating point and pointer values, and special registers that
hold references to the chunks that hold instructions of the function body being executed by the
activity. The integer and floating point function units of the MTP are shared by all four
activities. An activity is suspended when it encounters a data or program access request that
cannot be met immediately from chunks held in the on-chip access units, and also if the activity
is waiting for a response message for an input-output transaction. Status information for
suspended activities is held in data chunks in the DAUs. The Data Association Unit maintains
these activity status records in a priority queue as completion signals arrive and assigns them to
MTPs as activity slots become free.
Execution of a function call initiates a new activity in the body code of the function,
creating a function activation with a dedicated function activation record made up of one or
more data chunks. Each function activation executes completely on the processing chip where its
initial activity began execution. This execution may spread to several activities running on the
same or different MTPs on the chip, and may include invocations of functions whose activations
are (through remote function call) initiated on other processing chips.
1.3 The Fresh Breeze Memory Model
Memory in a Fresh Breeze system is organized as a collection of chunks, each of fixed
size. A chunk contains 1024 bits and can hold either thirty-two 32-bit words or sixteen 64-bit
double words, for example. A chunk also includes auxiliary information that indicates the type
and format of its contents. For the purpose of this study we will assume this information is four
bytes in size. Each chunk held in the SMS has a unique 64-bit identifier that serves to locate the
chunk within the SMS, and is a globally valid reference to the data or program object represented
by the chunk's contents.
A chunk may contain 64-bit pointers that refer to related chunks, for example,
components of a data structure. The rules of operation of a Fresh Breeze system are such that the
contents of a chunk are never altered once the chuck has been stored in the SMS. Moreover, a
reference pointer may only be incorporated into a chunk at the time the chunk is first allocated
and filled - before its reference count becomes greater than one. It follows that there is no way
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that a path can be formed that leads from a reference contained in a chunk to the reference
identifier of the chunk itself. This property guarantees that the directed graph consisting of the
collection of chunks and the references between pairs of chunk will never contain directed
cycles.
Figure 2 - High Level System Fresh Breeze Diagram
1.4 Functions of the Shared Memory System
The SMS supports the operations of: obtaining unique identifiers for new chunks; storing
a chunk; accessing a chunk from its unique identifier; and incrementing or decrementing the
reference count of a chunk. The SMS automatically performs incremental garbage collection of
chunks when the reference count of any chunk it holds becomes zero. Note that chunks are
always moved between the SMS and on-chip memory of the processing chips as complete units,
just as cache lines are stored and retrieved in conventional computers.
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2 The Shared Memory System (SMS)
The architecture of the Shared Memory System will now be described. Section 2.1 discusses
the design challenges to be addressed. Section 2.2 discusses the overall design of the system.
Section 2.3 presents the interface between the SMS and Fresh Breeze. Descriptions of the main
storage and cluster units follow in sections 2.4 and 2.5 respectively.
2.1 Design Challenges
The unique architecture of Fresh Breeze eases the design of the Shared Memory System,
and it also creates some interesting challenges. For Example, since chunks are immutable once
they are created, the problem of cache coherence vanishes. Also, the cycle free heap allows
garbage collection to be easily implemented using reference counting. Along with these good
fortunes come a few design challenges.
The main design challenges involve the use of unique global identifiers and a chunk
based memory model. Global identifiers (uids) serve to make programming easier, and lead to
benefits related to cache coherence in multiprocessor systems, but from a virtual memory point
of view they create a very significant challenge. Since uids are provided to every chip from the
SMS, there is no guarantee that sequential uids will actually contain sequential pieces of a data
structure, for example. This occurrence is known as spatial locality. Fresh Breeze's lack of
spatial locality brings two major draw backs. First, every read to storage is basically random.
Since sequential uids are not guaranteed to be related at all, we cannot utilize pre-fetching as
most systems do.
The other major drawback relates to virtual memory. Since most programs access data
sequentially, the use of pages is appreciated. The use of pages improves performance on rotating
disks since data structures are likely to be in one page, or span adjacent pages. The design of
pages requires the virtual address of a data word to contain a physical offset into a page. In our
case, the virtual address is a uid, and since they are global identifiers, we may not use this
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approach. Since we cannot program physical locations into uids, we are required to translate
every uid into a physical address via lookup. This brings in much hardware overhead, but is
necessary in order to provide a superior execution environment in support of program modularity
and software reuse, which is the major goal of Fresh Breeze.
2.2 Design Overview
The SMS has a hierarchical design, consisting of two levels: a Main Store and a group of
clusters. An overview of the system is shown in Figure 3. The main store is where all shared data
is stored. The Main Store is also responsible for providing free UIDs and garbage collection. It is
composed of many solid-state storage devices. Solid-state memory proves to be the best option
for a few reasons. First, the cost of solid-state memory has been decreasing rapidly. Secondly,
the lack of locality in physical addresses will lead to many random reads and writes to disk.
Flash based storage will give us a huge performance boost compared to normal disks, which
would incur long latencies due to a high number of seeks. Lastly, Fresh Breeze's unique use of
immutable memory objects lessens concerns about the endurance of Flash memory. It can be
assumed that some chunks used for intermediate values in computations will last for a very short
amount of time, yet those that represent archived data will persist for very long amounts of time.
If these persistent chunks make up a single block, the number of block erasures will decrease
since those chunks never need to be updated. An analysis of the use of solid-state disk is
included in the design analysis in chapter three.
The second level of the system consists of a variable number of replicated clusters (only
two are shown in Figure 3). Each cluster serves a group of four Fresh Breeze chips. These
clusters are smaller units which actually interface with the Fresh Breeze chips. They provide fast
access by the processing chips to DRAM memory, and also support all SMS functions by
interfacing with the main store. Since the number of clusters changes with the number of Fresh
Breeze chips used, we attain good access times at a low cost while remaining scalable to support
a few or very many processing chips.
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Figure 3 - Overview of the Shared Memory System
2.3 Interface
The SMS will transfer data to the Fresh Breeze System in quartets, which consist of two
64-bit parts split into four 32-bit words. There will two 128 bit wide channels for transferring
data back and forth. One quartet can be transferred per clock cycle, along with an index of the
quartet within its corresponding chunk. Each quartet will also have a tag that indicates, among
other things, whether each pair of words is a UID, pair of data words, or pair of instructions.
There will also be a few separate lines used to transfer UIDs. A handful of communication lines
will also be needed for handshaking. The design should also optimize the transfer of sparse
arrays, so as to avoid wasting bandwidth. To accomplish this, only quartets with at least one
defined 32-bit word are transferred.
Reads
Reads will be accomplished with a number of handshaking lines. These are
can_accept_read, make_read_request, read_transfer_ready, and readquartet_last.
The chip will wait until the can_accept_read line is true; then it requests the read transfer by
pushing its transaction identifier (tid) onto the make_read_request lines. The tid will permit
the chip to sort out read responses that complete out-of-order. The chip then waits for the
read_transfer_ready line to be true, and then immediately assumes the quartets will be on the
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data lines in successive cycles along with their index until the read_quartet_last line is true.
Quartets are sent along with indexes so empty quartets may be omitted.
Writes
The handshaking pins for writes are can_accept_write, prepare_write_transfer,
and write_data_done. The chip will wait until the can_accept_write line is true; it then
makes a write request by setting prepare write_transfer high, and immediately places
quartet data on the data lines in succeeding cycles. Index and tag information will also be
transferred on separate lines. The chip will then notify the SMS when it is done by setting
write_data_done to true.
Free UIDs
The design will likely have eight dedicated pins to provide Free UIDs, and a handshaking
Boolean line (uid_ready). A UID will be sent as a sequence of eight bytes. The Fresh Breeze
chip confirms that uid_ready is true and then receives the UID by reading the UID lines eight
times.
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Figure 4 - Interface between Fresh Breeeze and the SMS
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2.4 Main Storage Design
The main storage element is responsible for reliably storing all the data in the system. It
serves Fresh Breeze by way of many clusters. It services reads and writes from the clusters,
provides them with free UIDs, and performs garbage collection. An overview of the main storage
can be seen in Figure 5, it contains the following modules:
* Interface Controller
* Virtual Memory Controller
* Free UID Controller
* Storage Controller
* Garbage Collector
The Interface Controller is responsible for arbitrating the transactions to and from the
multiple clusters. The Virtual Memory controller is responsible for translating UIDs into
physical addresses which can be located in storage. The Free UID Controller is responsible for
providing clusters with free UIDs. The Storage Controller is responsible for completing reads
and writes. Finally, The Garbage Collector is responsible for deleting unused chunks from
storage as they become unneeded. The design of each piece will be described in detail.
Cluster Cluster Cluster Cluster
t t t - - t
Figure 5 - Overview Di)agram of Main Store
2.4.1 Interface Controller
The Cluster Interface is responsible for connecting to the many clusters and arbitrating
the commands to the functional units of the SMS. For the purpose of this study, the main store
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will support at most eight clusters. The interface between the main store and clusters will now be
described.
The main store and clusters will communicate using transactions. The cluster can send
four possible transactions to the main store: read, write, get_uid, and ref. The main store can
send two possible transactions to a cluster: data and free_uid. The data path is chosen to be
64-bit in order to transfer chunks in sixteen cycles. There are lines to transfer tag data as well,
but they are not shown. An overview of the interface can be seen in figure 6.
I F
4r
4- +
.40
Figure 6 - Main Store - Cluster Interface
2.4.1.1 Incoming Transactions
Transactions received by the main store will all have the same message signature, known
as a trans. A trans is made up of a transaction type, a cluster number, and an id, as shown in
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figure 7. In the case of each transaction, the cluster will set transaction_ready high. When the
main store is ready to receive the transaction, it will set transaction_accept high. The main
store will then read the trans and the corresponding uid (which will be present on the incoming
data line). Each incoming transaction is handled differently inside the Interface Controller.
trans type
. I.. I ....... I 00read
01' I Olwrite
transtype transid I reif
cluster id 11 get uid
Figure 7 - Incoming transaction signature for Cluster - Main Store Interface.
* write: After the transaction is received, the controller will receive the chunk to be
written in sixteen successive cycles over the incoming data line. The chunk and its
corresponding uid are then passed on to the Storage Controller as a write request.
* read: After the transaction is received, the controller will send a read request consisting
of the tid and the corresponding uid to the Storage Controller. The Interface Controller
will then continue normal operation, and the result of the read request will be handled
later when the data is ready.
* ref: In the case of a ref command, the first bit of the trans_id will be denoted with a
one or zero. A one corresponds to a ref up and a zero corresponds to a ref down. The
Interface Controller will translate the transaction into a refup or refdown and send the
command to the Garbage Collector with its corresponding uid.
* getuid: A get_uid command will not include a corresponding uid. Instead, the id field
of the message will indicate how many free uids the cluster would like to receive. On the
arrival of a getuid, the trans will be sent to the Free UID Controller and placed in the
queue.
2.4.1.2 Outgoing Transactions
Outgoing transactions will also have a similar signature. They will be made up of a
transaction type and data, known as a data id, as shown in figure 8. The data field will be used
differently for the two types of transactions
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trans-type I
data
Figure 8 - Outgoing transaction signature for Cluster - Main Store Interface.
* data: A data transaction is the response to a read transaction from a cluster. When the
Storage Controller completes a read request, it will return the trans and its
corresponding chunk to the Interface Controller. The Interface Controller will parse the
trans, and initiate a data transaction with the corresponding cluster from the trans. The
data_ready line will be set high, and the transfer will begin after the cluster responds by
setting data_accept high. The data_id will be sent, followed by the chunk in sixteen
successive cycles over the outgoing data line.
* free_uid: A free_uid transaction is a response to a get_uid transaction. The Interface
Controller will receive a command to send free uids to a specific cluster. The
data_ready line will be set high, and the transfer will begin after the cluster responds by
setting data_accept high. The data_id will be sent simultaneously with the uid which
is placed on the outgoing data line.
2.4.2 Virtual Memory Controller
The Virtual Memory Controller (VMC) is responsible for translating UIDs into their
corresponding physical locations in storage. Since UIDs have no spatial locality, UIDs must be
translated via lookup. The VMC will interface with the Storage Controller. When the Storage
Controller receives a read request it will send the corresponding UID to the VMC and the VMC
will respond with the physical address of the chunk. In the case of a write, the Storage Controller
will send the UID and corresponding physical address to the VMC to be stored in the lookup
table.
The VMC will store the physical location of each chunk in a lookup table. The use of a
lookup table is appreciated since it is likely chunks will be stored sequentially. This lookup table
will likely also be stored in Flash memory. The physical addresses to this table will correspond
to uids. Each entry of the table will contain the physical address of the uid in storage. For the
A Shared Memory System for Fresh Breeze
purpose of this study the SMS supports up to 248 chunks, which means the physical address field
will be 48-bits wide. Figure 9 shows the lookup table along with the Garbage Collection table
which is explained in Section 2.4.5.
uid (bottom 48-bits used) physical address (48-bits) reference count (16-bits)
0 - 7492374 38
1 - 00839 856
2 -+0 0
3 - 8923454 1
Figure 9 - VMC and Garbage Collection Lookup Tables
2.4.3 Free UID Controller
The Free UID Controller provides Clusters with groups of UIDs, which get passed on to
the Fresh Breeze chips. Since the system uses 64-bit UIDs, the space of possible UIDs is 264
Each UID corresponds to a 128-byte chunk of data, so the whole UID space corresponds to a
maximum information space of 271 bytes. This is on the order of zettabytes, much more data than
any practical system today requires. Because of this, the present study will consider an SMS that
only utilizes 48 bits of the UID, the rest being filled with leading zeros. This corresponds to 255
bytes of data, which is around thirty-two peta bytes, a sufficient amount for even the largest
systems of today.
Free UIDs will be provided to clusters when requested. Clusters have the option to
request multiple uids at one time, up to 256. The Free UID Controller will keep track of how
many uids are currently being requested by each cluster, and service all uid requests from a
queue. If there are multiple uid requests from many different clusters, requests will be serviced in
a shared manner. For example, one uid will be sent to each cluster at a time, evening out the
distribution. This is to ensure no one cluster ever runs out of free uids because one of the clusters
asked for a large number of uids.
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UIDs will be kept track of by use of a bitmap, stored in DRAM. One gigabyte of DRAM
can hold 238 bits, corresponding to 23 8 chunks. This amount of chunks is equivalent to many
terabytes of data, which is a large amount of data for today's systems. As datasets grow large,
more banks of DRAM can be added to the Free UID controller to keep track of more data, but
for now one gigabyte will suffice.
The Free UID Controller will release UIDs sequentially in normal operation. Upon start-
up the free pointer will point to the first bit of the bitmap, corresponding to the first free UID.
Free UIDs will be given out sequentially to each of the clusters, increasing the free pointer to the
next free UID each time.
There will also be a daemon which sweeps the bitmap in the background. When UIDs are
freed by the Garbage Collector, they will be freed in the bitmap. The daemon will keep a small
buffer of reclaimed UIDs which will be given to the clusters with a higher priority. Marking the
bitmap with free UIDs, then sweeping with the daemon will vastly reduce the hardware required
for this controller, since only a finite buffer is required for keeping track of reclaimed UIDs.
When a UID is taken from the buffer it is also marked as used in the bitmap. When the level of
the buffer is low the daemon is run until the buffer is full again.
2.4.4 Storage Controller
The Storage Controller is responsible for performing reads and writes to storage. Since
UIDs are global identifiers in the Fresh Breeze system, there is no spacial locality encoded in
UIDs. Because of this the Storage controller cannot take advantage of pages or blocks of UIDs.
However, this should not be a problem for the Shared Memory System. First, the use of flash-
based storage will vastly decrease the seek time that would have dominated the access time in a
rotary disk based architecture. Lastly, since Fresh Breeze is a multithreading system, long wait
times on reads are acceptable since other threads can use the processor while a single thread
waits on the SMS. It is this large degree of concurrency which allows us to get away with long
latency on SMS reads.
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The Storage Controller will interface with an array of solid state drives. It will keep track
of which chunks in storage are valid by way of a bitmap. The bitmap will be updated on all
writes and deletes. The storage controller will initially store chunks sequentially in storage
simply using an increasing pointer which points to the next free chunk. A daemon will run on the
chunk bitmap in the background. When empty chunks are found, their physical addresses will be
placed in a queue to be reused.
The Storage Controller will service reads and writes. In the case of a write, the Storage
Controller will store the chunk in a free slot in storage, and provide the uid and physical address
to the VMC to be stored. In the case of a read, the Storage Controller will supply the uid to the
VMC and receive the physical address of the uid in return.
Lastly, it should be mentioned that the current price of NAND flash memory is too high
to make it a feasible solution for Fresh Breeze, but by the time a final prototype of the Fresh
Breeze chip is complete and the SMS implemented, the rapidly declining price of NAND Flash
memory will make it a very viable option for Fresh Breeze. A further discussion of Flash based
storage is included in Chapter Three.
2.4.5 Garbage Collector
The Garbage Collector will receive reference count commands from the clusters. It will
then increment or decrement the reference count of the corresponding UID. Since reference
counting is not a high priority task, the reference count of each UID can be stored in Flash
memory. The lookup table is shown in Figure 9. The Garbage Collector will read the 16-bit
reference count from a lookup table, augment it either up or down, and write the result back to
the table. In the case that a reference count becomes zero, the garbage Collector will send a
signal to the Free UID Controller informing it that the corresponding uid is now free. An erase
message will also be sent to the Storage Controller, informing it that the chunk can be
overwritten. The chunk will be sent back to the Garbage Collector and the chunk will be freed in
storage. The Garbage Collector will read the chunk's auxiliary information to see if it contains
any references. If it does it will perform refdown's on the corresponding uids.
A Shared Memory System for Fresh Breeze
2.5 Cluster Design
The cluster is a small unit responsible for connecting Fresh Breeze chips to the Shared
Memory System. The SMS is made up of anywhere from one to eight clusters. Each cluster
serves four Fresh Breeze chips, and connects to the main store. Each cluster also contains a
DRAM memory, which acts as a cache to the connected chips. This allows chips attached to the
cluster to share data very quickly, and also speeds up the reads of recently created data. By using
clusters, the SMS is a scalable system, allowing it to support very few or very many Fresh
Breeze chips while keeping hardware costs low. Also, since each cluster has memory, the
amount of caching increases with added clusters, which means the advantages of caching are
also scalable as the system expands to support many chips. An overview of the cluster can be
seen in Figure 10.
FB FB FB FB
Figure 10 - Overview of a Cluster
The architecture of the cluster is made up of a few crucial pieces:
* Interface Controller
* SDRAM Controller
* Address Controller
* UID Controller
* LRU Controller
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The Interface Controller is responsible for communicating with both the Fresh Breeze chip
and the main store. The SDRAM Controller is responsible for reading and writing the cached
data and Translation B-Tree. The Address controller is responsible for translating UIDs into
physical addresses which can be located in SDRAM. The UID Controller is responsible for
providing Fresh Breeze with free UIDs. Finally, the LRU Controller is responsible for
approximating a least recently used storage rule for data stored in the Cluster. The design of each
piece will be described in detail.
2.5.1 Interface Controller
The Interface Controller is responsible for communicating with both four Fresh Breeze
chips and the main store. The Cluster - Fresh Breeze interface was already overviewed in section
2.2. The Interface Controller is responsible for arbitrating transactions between the four chips it
is connected to and the other modules of the Cluster. Each transaction from a Fresh Breeze chip
is given a 2-bit tag, one to four, which corresponds to the chip which should receive the result of
the request. This chip_id is concatenated with the transaction_id received from the Fresh
Breeze, and the entire id is sent to the appropriate Cluster module. Reference count commands
are sent directly to the main store.
The Cluster - Main Store Interface has been already described in section 2.3.1, The
Interface Controller arbitrates transactions to and from the Main Store.
2.5.2 SDRAM Controller
The SDRAM Controller is responsible for servicing reads and writes to SDRAM. Both
cached data and the addressing B-Tree are stored in SDRAM. The SDRAM controller takes all
of its commands from the Address Controller. The Address Controller fulfills reads, writes, and
tree updates through the SDRAM Controller.
2.5.3 Address Controller
The Address Controller is the main component of the Cluster. It is responsible for
checking to see if a particular uid is resident in the Cluster, by doing a virtual address translation.
Unlike the main store, the Cluster Address Controller uses a B-Tree data structure to do address
translation.
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2.5.3.1 B-Tree Structure
It is desirable to be able to locate a requested chunk with as little latency as possible.
Since Fresh Breeze uses unique identifiers, physical addresses or even offsets cannot be
programmed into uids. To solve this problem we require associative lookup. We must use a data
structure to store the physical location of each chunk. One option is to use a content addressable
memory, but the hardware cost is too high. In the main store a lookup table is used, since the
main store is responsible for storing all of the system data. Any given Cluster, however, only
stores a small subset of the total data at any time. Because of this a lookup table is not feasible.
Using a binary tree, we can look up the physical location of any uid in 0(log n) time where n is
the number of chunks we are storing in a cluster. However, our goal is to minimize latency on
reads, and to do so we must reduce the number of DRAM accesses. The way we reduce DRAM
accesses is the use of a B-Tree. B-Trees are binary search trees originally designed for use on
magnetic disks, but the performance gain can also be seen using DRAM. The Address controller
will implement a B-Tree with minimization factor t = 10 will be used. A more complete
overview of B-Tree structure is included in Chapter Three along with an analysis of how the
minimization factor was chosen.
2.5.3.2 Functionality
All reads from Fresh Breeze chips are passed to the Address Controller, if the chunk is
resident, the read is serviced immediately. If the chunk is not available, the Address Controller
saves the address of the leaf node which would contain the data in a small memory with its
corresponding uid, it then passes the read request on to the Interface Controller to be sent to the
main store. Writes to the main store also pass through the Address Controller, and the
corresponding chunk is placed in the cache. Lastly, data transactions coming into the Cluster
from the main store will also travel through the Address Controller, and the recently read chunk
will be placed in the cache. In the case of an insertion, the node which would store the chunk was
saved in a small memory when the read initially missed. The Controller must only retrieve it. In
the case that the node is non-full, the uid can immediately be inserted. Otherwise, insertion may
have to be run from the beginning.
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Deletes to the B-Tree are done in an effort to reduce read latency. The default number of
chunks stored in the Cluster is purposely set less than the actual capacity of the storage. This
allows us so store a few extra keys in our tree. The LRU Controller keeps track of which chunks
may be deleted from storage, and sends the Address Controller messages whenever an eviction
should occur. The Address Controller keeps these deletions in a small queue. This way, the
Address Controller can complete deletes when it is convenient, i.e. when the B-Tree is not being
utilized by searches or inserts. In the case that the queue is becoming full, the Address Controller
will need to suspend searches in order to perform some queued deletes, so as to not run out of
storage space for chunks which need to be added.
2.5.4 UID Controller
The UID Controller receives UIDs from the main store via the Interface Controller and
passes them on at the request of a Fresh Breeze chip. The UID Controller receives free_uid
transactions from the Interface Controller and inserts them into a small memory. The goal of the
UID Controller is to keep a constant supply of UIDs which it can pass on to Fresh Breeze chips.
Whenever the small memory of the UID Controller is less than half full, the Controller will send
a get_uid request to the Interface Controller to be sent to the main store. The UID Controller
can request up to 256 uids at a time. Since the main store can become backed up with get_uid
requests, the UID Controller will keep track of how many uids it receives compared to how
many it has requested, to be sure not to request more than it can physically store.
When a Fresh Breeze chip requests a uid from the Cluster, the Interface Controller will
pass that request to the UID Controller along with the id of the chip which is requesting a uid.
The UID Controller keeps a small queue of requests from the four Fresh Breeze chips it services.
Requests go into the queue and are serviced in order. The UID Controller will supply the
Interface Controller with a free uid and corresponding chip_id for each request as soon as
possible.
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2,5.5 .LRU Controller
The LRU Controller is responsible for implementing a Least Recently Used (LRU) cache
replacement policy on the chunks stored in the Cluster. This means that when a new chunk is
either read or written by the attached Fresh Breeze chip, that chunk should be placed in storage
for easy access. When a chunk is placed into the cache, a resident chunk must be evicted to make
space for it. In our case, we wish to evict the least recently used chunk. Since our storage space is
so large implementing a strict least recently used rule would be infeasible. Instead we implement
an approximation which does very well in order to reduce the amount of hardware required.
The LRU Controller keeps a separate binary tree to approximate LRU. The algorithm it
implements is Pseudo-LRU (also known as Tree-LRU). Pseudo-LRU is an efficient algorithm to
find an item that most likely has not been accessed very recently, given a set of items and a
sequence of access events to the items. The algorithm works as follows: consider a binary search
tree for the items in question. Each node of the tree has a one-bit flag denoting "go left to find a
pseudo-LRU element" or "go right to find a pseudo-LRU element". To find a pseudo-LRU
element, traverse the tree according to the values of the flags. To update the tree with an access
to an item N, traverse the tree to find N and, during the traversal, set the node flags to denote the
direction that is opposite to the direction taken (3).
The Interface Controller sends all reads and writes to the LRU Controller as well as the
Address Controller. In the case that an item needs to be evicted, the LRU Controller informs the
Address Controller by sending it the uid of the chunk. The Address Controller will handle
evicting it from storage.
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3 Design Analysis
This section contains analysis of a few of the key design decisions in the design of the
Shared Memory System. Section 3.1 will cover the structure of B-Trees in the system, Section
3.2 will discuss the choice of Flash storage, and Section 3.3 will analyze data flow in the SMS.
3.1 Virtual Addressing using B-Trees
B-Trees are binary tree data structures which are very popular in file systems today. Binary
search trees are known for performing search in logarithmic time. Because uids must be
translated via lookup, a binary search tree is a very viable option for virtual addressing in Fresh
Breeze. A B-Tree could be used for address translation in both the Cluster and Main Store. Each
device, however, has a different goal. In the Cluster, for example, we wish to sacrifice hardware
size in order to optimize read latency. On the other hand, in the Main Store, the number of keys
is equal to the number of uids, so a binary tree is useless. Section 3.1.1 will begin with outlining
the structure and operations of a B-Tree. The Cluster B-Tree will be discussed in Section 3.1.2.
3.1.1 B-Trees
B-trees are balanced trees that are optimized for situations when part or all of the tree
must be maintained in secondary storage such as a magnetic disk. Since disk accesses are
expensive (time consuming) operations, a b-tree tries to minimize the number of disk accesses.
For example, a b-tree with a height of 2 and a branching factor of 1001 can store over one billion
keys but requires at most two disk accesses to search for any node (4).
3.1.1.1 The Structure of B-Trees
Unlike a binary-tree, each node of a b-tree may have a variable number of keys and
children. The keys are stored in non-decreasing order. Each key has an associated child that is
the root of a subtree containing all nodes with keys less than or equal to the key but greater than
the preceding key. A node also has an additional rightmost child that is the root for a subtree
containing all keys greater than any key in the node.
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A b-tree has a minimum number of allowable children for each node known as the
minimization factor. If t is this minimization factor, every node must have at least t - 1 keys.
Under certain circumstances, the root node is allowed to violate this property by having fewer
than t - 1 keys. Every node may have at most 2t - 1 keys or, equivalently, 2t children. An
example B-Tree can be seen in Figure 11 (5).
Figure 11 - Sample B-Tree, Mininization Factor t = 2
Since each node tends to have a large branching factor (a large number of children), it is
typically necessary to traverse relatively few nodes before locating the desired key. If access to
each node requires a disk access, then a b-tree will minimize the number of disk accesses
required. The minimization factor is usually chosen so that the total size of each node is less than
the block size of the underlying storage device. This choice simplifies and optimizes disk access.
Consequently, a b-tree is an ideal data structure for situations where all data cannot reside in
primary storage and accesses to secondary storage are comparatively expensive (or time
consuming).
3.1.1.2 Height of B-Trees
For n greater than or equal to one, the height of an n-key b-tree T of height h with a
minimum degree t greater than or equal to 2,
n+1h < 1g" 2
The worst case height is O(log n). Since the branching factor of a b-tree can be large
compared to many other balanced tree structures, the base of the logarithm tends to be large;
therefore, the number of nodes visited during a search tends to be smaller than required by other
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tree structures. Although this does not affect the asymptotic worst case height, b-trees tend to
have smaller heights than other trees with the same asymptotic height (4).
3.1.1.3 Operations on B-Trees
B-Trees support the following operations: search, insert and delete. Note that these
algorithms are single pass; in other words, they do not traverse back up the tree. Since b-trees
strive to minimize node accesses and the nodes are usually stored on disk, this single-pass
approach will reduce the number of node visits and thus the number of disk accesses. Simpler
double-pass approaches that move back up the tree to fix violations are possible. It is important
to understand these operations in order to know what affect tree mutations are going to have on
the performance of our address translation (4).
The current design uses a B-Tree located in SDRAM. Since future designs could utilize
B-Trees resident in Flash memory or rotating disk, we will use Node-Read to denote reading a
node from storage. Similarly, once a node is modified and it is no longer needed, it must be
written out to secondary storage with a write operation denoted by Node-Write. The algorithms
below assume that all nodes referenced in parameters have already had a corresponding Node-
Read operation. New nodes are created and assigned storage with the Allocate-Node call. The
implementation details of the Node-Read, Node-Write, and Allocate-Node functions are Cluster
and Main Store dependant (4).
3.1.1.3.1 Search
The search operation on a b-tree is analogous to a search on a binary tree. Instead of
choosing between a left and a right child as in a binary tree, a b-tree search must make an n-way
choice. The correct child is chosen by performing a linear search of the values in the node. After
finding the value greater than or equal to the desired value, the child pointer to the immediate left
of that value is followed. If all values are less than the desired value, the rightmost child pointer
is followed. Of course, the search can be terminated as soon as the desired node is found. Since
the running time of the search operation depends upon the height of the tree, B-Tree-Search is
O(log, n). The pseudo code follows (4):
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B-Tree-Search(x, k)
1 i <- 1
2 while i <= n[xl and k > keyi[x]
3 do i <- i + 1
4 if i <= n[x] and k = keyi[x]
5 then return (x, i)
6 if leaf [x]
7 then return NIL
8 else Node-Read(ci[x])
9 return B-Tree-Search(ci[x], k)
The search operation is what is used for uid lookup. The search function does not mutate
the tree in any way. Multiple search functions can be running concurrently, and while one search
function is finding its next child another one can be fetching from SDRAM. In this way the
SDRAM can remain fully utilized at all times.
3.1.1.3.2 Insert
To perform an insertion on a b-tree, the appropriate node for the key must be located
using an algorithm similar to B-Tree-Search. Next, the key must be inserted into the node. If the
node is not full prior to the insertion, no special action is required; however, if the node is full,
the node must be split to make room for the new key. Since splitting the node results in moving
one key to the parent node, the parent node must not be full or another split operation is required.
This process may repeat all the way up to the root and may require splitting the root node. This
approach requires two passes. The first pass locates the node where the key should be inserted;
the second pass performs any required splits on the ancestor nodes.
Since each access to a node may correspond to a costly node access, it is desirable to
avoid the second pass by ensuring that the parent node is never full. To accomplish this, the
presented algorithm splits any full nodes encountered while descending the tree. Although this
approach may result in unnecessary split operations, it guarantees that the parent never needs to
be split and eliminates the need for a second pass up the tree. Since a split runs in linear time, it
has little effect on the O(t logt n) running time of B-Tree-Insert. The pseudo code follows (4):
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B-Tree-Insert(T, k)
1 r <- root[T]
2 if n[r] = 2t - 1
3 then s <- Allocate-Node()
4 root[T] <- s
5 leaf[s] <- FALSE
6 n[s] <- 0
7 cl <- r
8 B-Tree-Split-Child(s, 1, r)
9 B-Tree-Insert-Nonfull(s, k)
10 else B-Tree-Insert-Nonfull(r, k)
The split operation moves the median key of node x into its parent y where x is the ith
child of y. A new node, z, is allocated, and all keys in x right of the median key are moved to z.
The keys left of the median key remain in the original node x. The new node, z, becomes the
child immediately to the right of the median key that was moved to the parent y, and the original
node, x, becomes the child immediately to the left of the median key that was moved into the
parent y.
The split operation transforms a full node with 2t - 1 keys into two nodes with t - 1 keys
each. Note that one key is moved into the parent node. The B-Tree-Split-Child algorithm will run
in time O(t) where t is constant
B-Tree-Split-Child(x, i, y)
1 z <- Allocate-Node()
2 leaf[z] <- leaf[y]
3 n[z] <- t - 1
4 for j <- 1 to t - 1
5 do keyj[z] <- keyj+t[y]
6 if not leaf[y]
7 then for j <- 1 to t
8 do cj[z] <- cjt[y]
9 n[y] <- t - 1
10 for j <- n[x] + 1 downto i + 1
11 do cj+1 [x] <- cj[x]
12 ci+1 <- z
13 for j <- n[x] downto i
14 do keyj+ [x] <- key [x]
15 keyi[x] <- keyt[y]
16 n[x] <- n[x] + 1
17 Node-Write(y)
18 Node-Write(z)
19 Node-Write(x)
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B-Tree-Insert-Nonfull(x, k)
1 i <- n[x]
2 if leaf [x]
3 then while i >= 1 and k < keyi[x]
4 do keyi+1 [x] <- keyi[x)
5 i <- i - 1
6 keyi+1 [x] <- k
7 n[x] <- n[x] + 1
8 Node-Write(x)
9 else while i >= and k < keyi[x)
10 do i <- i - 1
11 i <- i + 1
12 Node-Read(ci[x] )
13 if n[ci[x]) = 2t - 1
14 then B-Tree-Split-Child(x, i, ci[x])
15 if k > keyi[x]
16 then i <- i + 1
17 B-Tree-Insert-Nonfull(ci[x], k)
Splitting the root node is handled as a special case since a new root must be created to
contain the median key of the old root. Observe that a b-tree will grow from the top.
Insert also runs in logarithmic time like search, but a constant factor t longer. However,
when the B-Tree is being mutated search cannot be performed on it. This is because a change in
the structure of the tree could cause search to return false when in fact the key is resident in the
tree. Because of this all searches must be postponed when the tree is being mutated.
3.1.1.3.3 B-Tree-Delete
Deletion of a key from a b-tree is analogous to insertion but a little more
complicated, because a key may be deleted from any node (not just a leaf) and deletion
from an internal node required the node's children be rearranged. Special care must be
taken to ensure that the properties of a b-tree are maintained. Several cases must be
considered. If the deletion reduces the number of keys in a node below the minimum
degree of the tree, this violation must be corrected by combining several nodes and
possibly reducing the height of the tree. If the key has children, the children must be
rearranged. The pseudo code follows (6):
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B-Tree-Delete(x, k)
1 if x is a leaf then
2 if k is in x then
3 delete k from x and return true
4 else return false //k is not in subtree
5 else //x is an internal node
6 if k is in x then
7 y = the child of x that precedes k
8 if y has at least t keys then
9 k' = the predecessor of k (use B-Tree-FindLargest)
10 Copy k' over k //i.e., replace k with k'
11 B-Tree-Delete(y, k')
12 else //y has t-1 keys
13 z = the child of x that follows k
14 if z has at least t keys then
15 k' = the successor of k
16 Copy k' over k //i.e., replace k with k'
17 B-Tree-Delete(z, k')
18 else //both y and z have t-1 keys
19 merge k and all of z into y //y now 2t-1 keys.
20 B-Tree-Delete(y, k)
21 else //k is not in internal node x.
22 ci[x] points to the root of the subtree that could contain k
23 if c has t-1 keys then
24 if c has an immediate left/right sibling, z, with t
25 or more keys then
26 Let k1 be the key in x that precedes/follows c.
27 Move kl into c as the first/last key in c.
28 Let k2 be the last/first key in the immediate
29 left/right sibling, z.
30 Replace kl in x with k2 from z
31 Move the last/first child subtree of z to be
32 the first/last child subtree of c.
33 else //c and its immediate siblings have t-1 keys.
34 //we cannot descend to a child node with only
35 t-1 keys so merge c with one of its immediate
36 siblings and make the appropriate key of x the
37 middle key of the new node, c.
38 B-Tree-Delete(c, k)
Deletion also runs in O(t log, n) time. As is the case with insert, searches must be
postponed while delete is being performed.
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3.1,2 Cluster B-Tree Analysis
The goal of the Address Controller in the Cluster is to minimize latency on reads. When
choosing the parameters for our B-Tree, we need to take this goal into account. Since our B-Tree
is implemented in SDRAM, it is important to understand the inner workings of SDRAM to
understand the design choices being made. Section 3.1.1.1 will describe the architecture of
SDRAM, and the parameterization will follow in Section 3.1.1.2.
3.1.21 DDR SDRAM Overview (7)
The SMS Clusters are designed to interface with DDR (Dual Data Rate) SDRAM
(Synchronous Dynamic RAM) memory chips. DRAM (Dynamic Random Access Memory)
memories store data by storing a charge on internal capacitors. Synchronous DRAM (SDRAM)
chips are simply clocked DRAM chips. This allows the chips to be pipelined, greatly improving
chip bandwidth.
DDR-II SDRAM chips are second-generation dual-data-rate SDRAM chips. Dualdata-
rate indicates that the chip's data bus operates at twice the frequency of the command bus. Data is
therefore available on both the rising and falling edge of the clock. This doubling of the data
frequency effectively doubles the width of the data bus; an 8-bit DDR chip therefore has the
same bandwidth as a 16-bit single-datarate SDRAM chip. DDR-II chips differ from DDR chips
primarily in terms of power consumption. DDR-II chips operate at a lower supply voltage in
addition to providing a number of low-power operating modes.
3.1.2.1.1 SDRAM Structure
The memory locations of an SDRAM chip are not simply arranged as a linear array, but
are arranged in a hierarchical structure. Each SDRAM chip is organized into banks, rows. and
columns, as illustrated in Figure 12. At the highest level, each chip contains a number of
independent banks, each of which contains an independent DRAM memory array. These arrays
are divided into rows and columns. Each row contains some number of columns which contain
bits of storage.
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Associated with each of these arrays is an independent set of sense amplifiers,
equal in size to the total number of memory locations in a single row of the array. These sense
amplifiers detect the small changes in voltage on the array's bitlines and generate a strong logical
output for each. As this detection can be time-consuming, the sense amplifiers also serve as a
row cache. The row need only to be read once; subsequent accesses to the same row simply
require a multiplexor which selects the appropriate column to be written to or read from the data
pins. Accessing different rows, however, requires precharging the bitlines (Precharge) followed
by loading the new row onto the sense amplifiers (Activation). Each bank may have one active
row.
When an SDRAM chip is written to, the data is driven into the appropriate cells. This
requires an amount of time known as the write-recovery time. The chip must therefore wait for
this write-recovery time to pass after data has been written before the bank can be precharged or
activated.
Due to this complex structure of SDRAM memories, varying memory access patterns
of the same length may require dramatically different lengths of time to perform. Access patterns
which exhibit a high degree of spatial locality will be much faster as row misses, which require
precharge and row activation, will be uncommon.
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Figure 12 - SI)RAM Chip Architecture
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3.1.2.1.2 DDR-II SDRAM Memory Accesses
As SDRAM memories are not simply linear arrays, memory accesses must occur in
several stages. First, the row to be accessed must be activated. This reads the contents of the row
and caches them on the bank's sense amplifiers. Once the appropriate number of cycles has
passed, the contents of the active row can be accessed. If a read command is issued, the
command propagates through the pipeline and the data is available on the data bus some number
of cycles later. The duration in cycles between the issue of the read command and the data's
availability on the bus is known as CAS (Column Access) latency. SDRAM chips may also
operate in burst mode, in which a single read or write command accesses a number of sequential
columns. If a chip is configured for a burst length of 4, for example, a read from row 10, column
4 would return the contents of columns 4 through 7 in succession. DDR, or Dual-Data-Rate
SDRAM is designed to take advantage of this burst operation for greater bandwidth. A DDR data
bus changes on both the rising and falling edge of the clock. A burst of 4, therefore, can be
completed in just two cycles (offset by the CAS latency). A single activation-read sequence, with
burst length 4, is illustrated in figure 13.
command ACVAT EAD
address bus ROW COLUMN
data bus
Figure 13 - D)R SDRAM Read Operation
Successive reads or writes to the active rows can be issued as quickly as the data bus can
support them. In the case of DDR SDRAM configured with a burst length of 4, for example,
reads or writes to the active rows may be issued every other cycle as the data from each read
requires 2 cycles on the data bus. The results of these pipelined reads will appear on the databus
in a contiguous stream, offset from the commands by the CAS latency, as illustrated in Figure 2-
3. The pipeline of SDRAM chips is such that reads and writes cannot be issued in this contiguous
fashion. Performing a read after a write, or vice versa, requires a certain number of idle cycles
between the operations as illustrated in Figure 24. Interleaving read and write operations
therefore can introduce significant overhead.
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Figure 15 - Write Followed by Read to Active Row
Accessing different rows in the SDRAM bank can also lead to significant overhead. As
demonstrated in Figure 15, a read to a closed row requires precharge of the bank and activation
of the new row before the read can be issued. The precharge and activation overhead in this case
is more than 75% of the chip's bandwidth. This overhead can be reduced by issuing commands to
different banks during the dead cycles between the commands issued in 16.
Figure 16 - DDR SDRAM Reads to Different Rows in Bank
As the banks operate independently, a command can be sent to a particular bank
completely independently of what another bank is doing, so long as the command will not lead to
data bus contention between the banks. The dead cycles between activation and read of one
bank, for example, could be used to activate a different bank. Although this does allow some
improvement in bandwidth, the large latency penalty incurred when a request accesses a different
row than the last request to that bank is unavoidable. In order to free the control bus from
unnecessary commands, read ad write operations may also include an auto-precharge flag.
When this flag is set, the bank will automatically precharge the bank after the read or write is
performed. This is desirable when it is assumed that the next access to a bank will be to a
different row than the current access.
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As the SDRAM memory is dynamic, charge leakage may render the contents of the
memory invalid. In order to prevent this invalidation of data, the SDRAM contents must be
periodically refreshed. Each refresh command issued to an SDRAM chip refreshes a single row
in the memory array. An internal counter determines which row will be refreshed upon each
refresh command. Refresh commands must be issued in such a way that the average interval
between refresh commands is (1 / number of rows) times the maximum interval over which data
is guaranteed to be held valid. For this refresh to occur, the chip can have no active rows. All
banks must therefore be precharged before the refresh command can be issued. This can lead to
significant overhead when a refresh interrupts a stream of memory accesses.
As activation of a row will refresh the contents of a row, issuing refresh commands is
unnecessary if all rows currently storing data are activated within the refresh interval. If the
memory controller can guarantee that the rows will be accessed with appropriate frequency, the
refresh performance penalty discussed above can be avoided.
3.1.2.2 Cluster B-Tree Parameterization
Using the information we know about SDRAM, we can form our B-Tree to take full
advantage of the architecture. From the last section the correlation between disk and RAM can
be seen. High seek times on rotating disks parallel long Activate and Refresh times, along with
the first column access delay(CAS). For example, average SDRAM modules these days have
Activate and CAS latency times of 15ns. However, once a row has been placed on the sense
amplifiers, data words can be read from them continuously, on both the rising and falling edges
of the clock. This correlates to data words being available about every Ins. Figure 17 shows the
read latency of a DDR2-400 module, the slowest speed available. The data interface works on a
5ns period, so Activation and column delay take six cycles. Once six cycles have passed, words
are available every 2.5ns, on the rising and falling edges of the clock. This is just one example.
Newer DDR3 modules offer cycle times of 1.25ns. Using these chips means we can receive two
data words every 1.25ns after activation and column delay.
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In order to choose a proper node size, we must first choose a node signature. Each node
will need to contain room for 2t-1 keys, and their values. Each node will also contain 2t child
pointers. The keys are 64-bit uids. The value of each key is the 32-bit physical address of the
chunk corresponding to the uid. The child pointers are also 32-bit physical addresses of the
children located in SDRAM. Lastly, each node needs one bit to signify if it is a leaf node. This
means our node size will consist of:
64(2t - 1) + 32(2t - 1) + 32(2t) + 1 = (256t - 95) bits
We must also take into account how many keys we need to store. Each cluster will offer
2GB of SDRAM storage. Chunks are 128 bytes in size, but also contain 4 bits of tag data for
every quartet, bringing the total size needed for each chunk to 132 bytes. 1 GB of SDRAM
equates to 230 bytes, so at most we can store 230/134 = 8134407 chunks per gigabyte of storage.
Lastly, the B-Tree can only be accessed when it is not being mutated on either an
insertion or deletion. Knowing this, it can be seen that choosing a node size which minimizes
node splits and joins in significant. By choosing a tree size which contains extraneous space, we
can achieve one of the goals, since nodes will have a higher chance of not being full, and thus
requiring splits. On the other hand, a fuller tree will require less work on deletions.
Taking these variables into account, our goal is to choose a t which minimizes the total
latency of any given read. Any given read will consist of h SDRAM accesses where h is the
height of the tree. Each of the h accesses will take an amount of time directly correlated to our
chosen node size. In order to choose an optimal t, we must minimize the total latency:
256t - 95
30+ 128 h
12 h
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In this equation, we assume we can receive two 64-bit data words about every 1
nanosecond, as the latest DDR3 modules can provide. Using the equation from 3.1.1.2, we can
substitute h for t using the number of keys we need.
n-1
th < -
- 2
From previous calculations, we know the cluster will be able to store about 16 million
keys, so substituting into our original equation, we must minimize the following:( 256t - 95
30+ 128 ) logt 8000000
By finding the derivative using the product rule, setting the result equal to zero, and
solving we get t = 10.686. Both t = 10 and t = 11 equate to a height h of 7. At a height of seven,
a B-Tree with t = 10 can hold at most 20M keys, while t = 11 will be able to hold almost 39M
keys. Both of these tree sizes have their advantages. A t = 10 tree will be fuller, and so deletes
will have a lower probability of requiring tree mutation. On the other hand, since the t = 11 tree
would be sparser, insertions have a higher probability of completing without and tree mutation
required. Since deletion is a more complicated process for B-Trees, a B-Tree with t = 10 will be
used for this study. Using a tree of this type corresponds to a node access time of around 50ns.
3.2 Flash Storage Analysis
The decrease in price and the increase in capacity of Flash storage in past years makes it a
viable choice as the main storage medium for the Shared Memory System for Fresh Breeze.
Also, since Fresh Breeze takes advantage of a global address space, the latency of a random read
in NAND Flash storage is extremely appealing.
3.2.1 NAND Flash Memory (8)
The NAND flash memory chip consists of a set of blocks that in turn consist of a set of
pages where each page has the data part that stores the user data and the spare part that stores
meta data associated with user data such as ECC. Although different sizes may be used, currently
the most popular block size is 128 Kbytes consisting of 64 pages of 2 Kbytes. Figure 18 gives a
high-level interface of a NAND flash memory chip, the type of flash memory used for bulk
storage, from a software perspective.
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There are three possible operations to a flash memory chip: read page, program page, and
erase block. The read page operation, given the chip number, the block number, and the page
number returns the contents of the addressed page, which takes about 20 us. Likewise, the
program page operation writes the supplied contents to the target page and takes about 200 us.
Unlike a write operation to other types of storage medium, the program operation can change the
stored bits from 1 to 0 only. Therefore, the write operation is implemented by selectively
changing bits from 1 to 0 to match the supplied contents assuming all bits in the target page are
l's before the program operation. In flash memory, the only way to change a bit in a page from 0
to 1 is to erase the block that contains the page. The erase operation sets all bits in the block to 1.
The erase block operation takes about 2 ms.
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Figure 18 - NANI) Flash Memory chip
Figure 19 shows the density and price trends of NAND flash memory chips. One notable
point in the figure is the capacity of NAND flash memory has been doubled every year over the
past five years. Another interesting point is that a flash drive whose capacity is comparable to
that of hard disk drive used in a notebook these days (> 60 Gbytes) will become affordable (<
$500) for high-end users within two or three years.
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3.2.2 Fresh Breeze Implications
Although currently solid state drives are priced out of reach of everyday computing
systems, the trends show that they are a viable future. With capacities doubling every year and
prices dropping at the same time, NAND Flash based storage devices will become a viable
storage medium in only a few short years.
While NAND Flash based storage may never be cheaper than its rotating disk competitor,
the performance boost is worth the cost. Many of today's systems are designed to take advantage
of disk based storage systems. Storing data structures sequentially and using pages on disk to
ease virtual addressing woes. In fact, for very long sequential reads and writes solid state drives
barely outperform their disk counterparts, since the seek time of a disk-based storage device gets
amortized over the long read time. These design choices, however, also impact the programmer.
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As solid state storage becomes a viable option for large system in the coming years, systems like
Fresh Breeze will be able to take advantage. Since random reads can now be serviced three
orders of magnitude faster than before, storing data sequentially is not nearly as important. Fresh
Breeze is on the cutting edge of utilizing this new technology.
Finally, it is important to mention some of the drawbacks of Flash based storage. The
main drawback, price, has already been mentioned. This drawback can be set aside for now, as
the completion of the Fresh Breeze project is still years away, and if the current trends continue
price will not be as much a factor in the future. The other main drawback related to Flash based
storage is endurance. Flash storage is known to wear out after a limited number of write cycles,
around 100,000 for average Flash devices. This concern is minimal however, since new
technology is better at utilizing the Flash chips. The current solution to this problem is wear
leveling. By spreading writes all over the system instead of just updating the same page every
time, one can effectively increase the life of their Flash storage. This problem is uniquely
lessened for Fresh Breeze with the use of immutable data chunks. As discussed earlier, if a page
is made up of all long-term chunks, write cycles are not a problem because the entire page is
immutable, and only a delete will ever be cause to ever change the contents of the page.
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3.3 Data Flow Analysis
Since no current prototype for a Fresh Breeze chip exists, analysis of the Shared Memory
System must be done theoretically. By analyzing how data will flow through the system, we can
make predictions on the performance of the system and suggest important parameters which
must be taken into account in the implementation of the SMS.
Currently no concrete data models exist for Fresh Breeze, but we can make some
assumptions about data in the system which will allow us to analyze the design of the Shared
Memory System. The first assumption we are going to make is that half of the operations coming
from Fresh Breeze will be reads, and the other half will be writes. This assumption stems from
the use of immutable memory objects in Fresh Breeze.
The other important assumption we are going to make is in regards to the expected traffic
coming from any one Fresh Breeze chip. The size of the data bus on the Fresh Breeze chip was
chosen so it could support reads and writes from all of the processors on the chip. We will
assume 50% utilization of the interface pins for reads and for writes. Data flow analysis will
follow in the following sections for reads, writes, and uids.
3.3.1 Reads
For the most part, the design of the Shared Memory System should optimize performance
of reads. In the design of the Shared Memory System it is important that any one module is not a
bottleneck in the system. In the case of reads there are multiple points of congestion. Firstly, all
reads coming into the SMS are checked for residence in the Cluster before being passed onto the
Main Store. From there all reads which miss must also be passed on to the Main Store to be read.
At the Main Store each read is checked for residence in the Buffer, and finally if it is not there
the data is read from the main storage.
We will begin by analyzing the Cluster. From the B-Tree analysis, we know that our
chosen B-Tree has a height of seven. Since node accesses take 50ns, the upper bound on read
latency is 400ns (350ns for the search and 50ns for accessing the chunk). While the latency of a
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read is rather long, an advantage of using SDRAM with multiple banks is that we can perform
many B-Tree searches in parallel. For example, by purposefully storing the different levels of the
tree in different banks of memory, we can actually perform searches in a pipelined manner. This
means that we can return a search every 50ns as long as the tree is not being mutated. However,
it is important to understand how tree operations will affect read latency.
The size of the Cache in each Cluster is set at 2GB for the purpose of this study. This
amount is an estimate, and the actual size will require actual data flow statistics to calculate. The
size of the cache is important because it directly influences the hit rate of the cache. The hit rate
is important for two reasons. First, hits to the cache require no B-Tree mutation, reducing total
average latency. The other important implication is interface sizing. The interface between the
Cluster and the Main Store needs to be able to support all read misses. For the purpose of this
study a 64-bit wide data interface was chosen. Each cluster services four Fresh Breeze chips,
each with a 128-bit wide read data bus. This means each Cluster should be able to service a 512-
bit data-path for reads. Since we have chosen a 64-bit wide read line to the Main Store, we are
assuming only one out of every eight reads will need to be read from the Main Store. This
corresponds to a hit-rate of 87.5%. This is an important assumption which must be taken into
account in the implementation of the SMS. For example, if it turns out this hit-rate is not
feasible, than the size of the cache must be increased. Other options include making the interface
to the Main Store wider, or servicing less Fresh Breeze chips per Cluster. Now that we know our
goal hit-rate, we can analyze how it will affect read latency.
Tree mutations are required every time a chunk is added to the cache. From our previous
calculations we can assume about only 10% of reads will actually require the tree to be mutated.
All writes, however, will require the B-Tree to be mutated. As discussed earlier, the LRU
Controller will keep track of the delete mutations in order to lessen the burden of them. Deletes
can then be performed while the tree is not being used. Since we are estimating that half of our
memory accesses will be reads and half will be writes, this means that 55% of memory accesses
will result in tree mutation. This means 55% of our transactions will take longer to complete than
the other 45%. How much longer is dependent on implementation. In the worst case insert and
delete could take ten times as long as search, but an efficient implementation which utilizes
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multiple banks could lower this factor dramatically. While performing a one-sweep insert, for
example, nodes in one level can be split and corrected while the next level is being fetched. This
implies we can perform tree mutations in the best case at only a factor of two slower than search.
For the purpose of this analysis we will assume these operations take three times as long. This
implies that we can only effectively use our B-Tree for search around 25% of the time. This
implies we can return reads which hit the cache every 200ns, and the upper bound on the latency
of one read is around 1600ns.
Reads which do not hit, however, will take much longer to complete. These reads must
first check for residence in the Cluster, which takes between 400 and 1600ns. Reads then move
on to the Main Store, and must be read from Flash storage, which takes on the order of 20us.
Since cache reads will take between 400 and 1600ns, we will assume an average of 1000ns.
Putting all this information together, we can calculate the average read latency of the system.
1000ns + 20us x 12.25% miss = 3.45 microseconds
This is just an estimation of what the latency could look like, and we will not know if this
is feasible until the Fresh Breeze project is more mature. It is also important to think of the
throughput of the system as well. Because of multithreading Fresh Breeze has a tolerance for
long latencies, but this tolerance is dependent on a high throughput. As we calculated before,
reads can be returned to Fresh Breeze with an upper bound of every 200ns. It remains to be seen
if these latency and throughput numbers are feasible for the Fresh Breeze system.
3.3.2 Writes
It is important for the Shared Memory System to optimize for reads, and so we can be
more lenient on the performance of writes. This is because when a thread performs a read it must
stall until it receives the data for that read. On the other hand, threads do not need to wait for
writes to complete. Because of this the SMS is better suited to optimize performance on reads.
The impact of writes on read performance was already discussed in the previous section. The
goal in analyzing writes is to find possible system bottlenecks. It is important that writes do not
get backed up on their way to the Main Store. In the design of the SMS it will be important to
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look at the rate at which writes come from each Fresh Breeze chip to be sure the interface
between each Cluster and the Main Store is wide enough to support writes from all four chips it
supports. If the current width does not prove sufficient, two possible options are to decrease the
number of chips supported by one Cluster or to increase the width of the interface between the
Clusters and the Main Store.
Besides the impact on interface sizing, the importance of writes relates to its affect on
read performance. Since every write affects the addressing B-Tree in the Cluster, being efficient
in mutations to the tree becomes a necessary key in a successful design. This must be the goal for
writes when implementation of the SMS is done.
3.3.3 Uids
Finally, it is important that no Fresh Breeze chip ever run out of free uids. By analyzing the
interface to Fresh Breeze we can discern if this is indeed possible. As defined by Fresh Breeze,
free uids are received from the SMS on eight dedicated pins. This indicates that the transfer of
one uid will take at least eight cycles. Since each Cluster serves four Fresh Breeze chips, this
implies that one Cluster would never need to supply more than one uid per two cycles. The
interface between the Cluster and the Main Store, however, transfers uids in only one cycle. It is
important that the Main Store be able to supply uids twice as fast as needed so that Clusters may
build up a surplus of them. It is also important to mention that the communication lines which
transfer uids are shared with read responses. If this causes a bottleneck, uids will need to be
transferred on their own pins, or the data-path will need to be widened.
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4 Conclusion
The unique architecture of Fresh Breeze brings out a few challenges in the design of its
Shared Memory System. The main challenges arise from the use of a global address space.
Virtual addressing and the high number of random storage accesses are two, for example. In this
thesis I have outlined solutions to these design challenges, and also outlined a design for the
entire Shared Memory System. Since a prototype of the Fresh Breeze chip does not yet exist,
theoretical analysis was completed on the design in order to outline important design
considerations for the implementation of the Shared Memory System.
4.1 Future Work
Much work remains to be done for the Shared Memory System for Fresh Breeze. As the
goal of this thesis was to outline the design of the SMS, many important factors have been
omitted.
One issue not covered in the scope of this study is the scalability of the Main Store. First,
the Main Store currently only supports eight Clusters. Also, the Main Store only stored 248
chunks currently. This is because storing more than petabytes of data in a non-distributed manner
will lead to a bottleneck. This indicates that in order to support more Fresh Breeze chips and
store more than 248 chunks multiple Main Stores should be used. Each Main Store would store a
subset of chunks, and would need to communicate in some way with one another to service
every Cluster in the system.
Fault Tolerance is another issue not covered in this thesis. Attention to fault tolerance and
data recovery must be a part of the final design of the SMS. When storing a large amount of data
as Fresh Breeze intends to do, the probability of failure increases. Because of this, mechanisms
for error correction and data recovery must be added to the system.
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Error conditions are not covered in this thesis as well. As the goal was to outline a design
of the SMS, normal operation was stressed and special conditions were omitted. For example,
what happens if the SMS becomes full? What if a uid does not match to any stored chunks (this
could be the case if a second processor receives a pointer to a chunk before the chunk becomes
resident in the Main Store)? What happens if supply falls behind demand? These questions and
more must be addressed in future design work on the SMS
This thesis has outlined many important design challenges in the implementation of the
SMS, and also outlined efficient solutions to many of these challenges. As the Fresh Breeze
project progresses and analysis can be done more concretely, some of the parameters specified in
this thesis may have to change. The SMS has been designed with these possible changes in mind,
and changing of key parameters should be possible with ease. The next steps in this project are
the completion of an SMS simulation, followed by the implementation of a hardware prototype.
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